Reader small image

You're reading from  Architecting and Building High-Speed SoCs

Product typeBook
Published inDec 2022
PublisherPackt
ISBN-139781801810999
Edition1st Edition
Right arrow
Author (1)
Mounir Maaref
Mounir Maaref
author image
Mounir Maaref

Mounir Maaref lives in the UK and works as a Principal SoC Architect. He has 25 years of experience in the microelectronics industry spanning FPGAs, ASICs, embedded processing, networking, data storage, satellite communications, Bluetooth, and WiFi connectivity. He likes working on cutting edge technologies involving both hardware and soft ware. His main focus is on the system architecture design, hardware and software interactions, performance analysis, and modeling. He has published several application notes and white papers and has been a speaker at many conferences worldwide. He holds a masters degree in Electronics and Telecoms. He is a 2nd dan black belt in Tang Soo Do and is getting trained to become a martial arts instructor.
Read more about Mounir Maaref

Right arrow

Questions

Answer the following questions to test your knowledge of this chapter:

  1. What is an SoC interface? How can we classify one?
  2. How does classifying the SoC interfaces help with designing a custom SoC interface?
  3. Build a table where you list the various interface types we can distinguish, and provide the main services for each.
  4. How could we compute the depth of a write/transmit FIFO for an SoC interface if we are given the read IC of the AXI3 port of the interface as 16, the speed of the SoC interconnect as 400 MHz, the type of the interface as 5, and the external domain as having a transmission speed of 250 Mbps?
  5. How is a processor cache organized? Define all the parameters that are used in the Cortex-A9 cache topology.
  6. What is a cache tag? How is its length computed?
  7. What is a set-associative cache? What are the main advantages of using a set-associative cache versus using a direct mapped cache?
  8. How many ways do we usually find in an L1 ARMv7...
lock icon
The rest of the page is locked
Previous PageNext Chapter
You have been reading a chapter from
Architecting and Building High-Speed SoCs
Published in: Dec 2022Publisher: PacktISBN-13: 9781801810999

Author (1)

author image
Mounir Maaref

Mounir Maaref lives in the UK and works as a Principal SoC Architect. He has 25 years of experience in the microelectronics industry spanning FPGAs, ASICs, embedded processing, networking, data storage, satellite communications, Bluetooth, and WiFi connectivity. He likes working on cutting edge technologies involving both hardware and soft ware. His main focus is on the system architecture design, hardware and software interactions, performance analysis, and modeling. He has published several application notes and white papers and has been a speaker at many conferences worldwide. He holds a masters degree in Electronics and Telecoms. He is a 2nd dan black belt in Tang Soo Do and is getting trained to become a martial arts instructor.
Read more about Mounir Maaref