






Chapter 1: Introducing Real-Time Systems







Typical ARM FreeRTOS Firmware Stack




Chapter 2: Understanding RTOS Tasks



Basic Super Loop Execution and Jitter





MCU with External ADC




Brian Amos


ISR Jitter Responding to Rising Edge





Brian Amos

Basic Super Loop with Interrupts






Super Loop	RTOS Tasks
<pre> func1() { //functionality 1 } func2() { //functionality 2 } func3() { //functionality 3 } main() { while(1) { func1(); func2(); func3(); } } </pre>	<pre> Task1() { while(1) { //functionality of task 1 } } Task2() { while(1) { //functionality of task 2 } } Task3() { while(1) { //functionality of task 3 } } main() { createTask1(&Task1); createTask2(&Task2); createTask3(&Task3); StartScheduler(); //never returns } </pre>




Basic Task Setup (Programming Model)




CC BY
Brian Amos


Basic Task Setup (Round Robin Scheduling)






CC BY
Brian Amos




Basic Task Setup (Preemptive Scheduler)










Chapter 3: Task Signaling and Communication Mechanisms














Chapter 4: Selecting the Right MCU



DevBoard Differences




Brian Amos



Product Index > Development Boards, Kits, Programmers > Evaluation Boards - Embedded - MCU, DSP

Results: 140 134 Remaining

Search Within Results

Manufacturer	Series	Part Status	Type	Core Processor
Adafruit Industries LLC	STM32	Active	MCU 32-Bit MPU	ARM® Cortex®-A7, Cortex®-M4
ARM	STM32F0			ARM® Cortex®-M0
DFRobot	STM32F1			ARM® Cortex®-M0+
GHI Electronics, LLC	STM32F2			ARM® Cortex®-M3
MikroElektronika	STM32F3			ARM® Cortex®-M4
Olimex LTD	STM32F4			ARM® Cortex®-M4, Cortex®-M7
Pimoroni Ltd	STM32F7			ARM® Cortex®-M7
RushUp	STM32G0			STM32
Seeed Technology Co., Ltd	STM32G4			
SparkFun Electronics				

View Prices At: Enter Quantity

Stock Status In Stock Normally Stocking New Products

Media Available Datasheet Photo EDA / CAD Models

Environmental RoHS Compliant Non-RoHS Compliant

Clear All Selections **Apply Filters** 134 Remaining

Brian Amos


Product Index > Development Boards, Kits, Programmers > Evaluation Boards - Embedded - MCU

Results: 134 73 Remaining


Search Within Results



Manufacturer	Series	Type
Adafruit Industries LLC	STM32F3	MCU 32-Bit MPU
ARM	STM32F4	
DFRobot	STM32F7	
GHI Electronics, LLC	STM32G0	
MikroElektronika	STM32G4	
Olimex LTD	STM32H7	
Pimoroni Ltd	STM32L0	
RushUp	STM32L1	
Seeed Technology Co., Ltd	STM32L4	
SparkFun Electronics	STM32MP1	

Clear





Chapter 5: Selecting an IDE









Chapter 6: Debugging Tools for Real-Time Systems



J-Link on-board STM Nucleo





Name	Run Count	Priority	Status	Timeout	Stack Info	ID	Mutex Count	Notified Value	Notify State
#4 "IDLE"	N/A	Idle (0)	executing	N/A	428 / N/A	0x4	0	0	0
#1 "defaultTask"	N/A	24	blocked	N/A	28 / N/A	0x1	0	0	0
#2 "task2"	N/A	24	blocked	N/A	28 / N/A	0x2	0	0	0
#3 "task3"	N/A	24	blocked	N/A	28 / N/A	0x3	0	0	0
#5 "Tmr Svc"	N/A	Normal (2)	suspended	N/A	876 / N/A	0x5	0	0	0

main.c X

```

326 void StartTask3( void* argument )
327 {
328     volatile uint32_t remainder = 0;
329     uint32_t itr = 0;
330     while(1)
331     {
332         remainder = ++itr % 4;
333         HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
334         osDelay(100);
335         HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
336         osDelay(100);
337     }
338 }
339

```

Local Data @ StartTask3

Name	Value	Location
argument	0x0	<outofscope>
itr	30	R4
remainder	2	2000 09A4

Call Stack

Function	Stack Frame	Source
vTaskDelay	8 @ 2000 0990	tasks.c:1314
osDelay	8 @ 2000 0998	cmsis_os2.c:84
→ StartTask3	24 @ 2000 09A0	main.c:337
uxListRemove	0 @ 2000 09B8	list.c:196


FreeRTOS


Name	Run Count	Priority	Status	Timeout	Stack Info	ID	Mutex Count	Notified Value	Notify State
#4 "IDLE"	N/A	Idle (0)	executing	N/A	428 / N/A	0x4	0	0	0
#1 "defaultTask"	N/A	24	blocked	N/A	28 / N/A	0x1	0	0	0
#2 "task2"	N/A	24	blocked	N/A	28 / N/A	0x2	0	0	0
#3 "task3"	N/A	24	blocked	N/A	12 / N/A	0x3	0	0	0

OS Console


CPU halted



Ln 314 Ch 1 Connected @ 4 MHz







Chapter 7: The FreeRTOS Scheduler











Call Stack		
Function	Stack Frame	Source
→ assert_failed	8 @ 2007 FFE0	Nucleo_F767ZI_Init.c:172
main	24 @ 2007 FFE8	main_FailedStartup.c:37
Reset_Handler	0 @ 2008 0000	startup_stm32f767xx.s:113
Top of stack - no unwinding symbols at 0x0800460E		

Chapter 8: Protecting Data and Synchronizing Tasks











Terminal		
Timestamp	Context	Message
00.500 159	Tmr Svc	toggle Green LED
00.999 998	Tmr Svc	toggle Green LED
01.499 998	Tmr Svc	toggle Green LED
01.999 999	Tmr Svc	toggle Green LED
02.199 996	Tmr Svc	blue LED off
02.499 998	Tmr Svc	toggle Green LED
02.999 998	Tmr Svc	toggle Green LED
03.499 998	Tmr Svc	toggle Green LED
04.000 148	Tmr Svc	toggle Green LED
04.500 000	Tmr Svc	toggle Green LED



Chapter 9: Intertask Communication





The image shows a screenshot of an IDE with two windows. The left window is titled 'Global Data' and contains a table of variables. The right window is titled 'mainQueueCompositePassByValue.c' and shows C code. Red circles and arrows highlight specific elements:

- Circle 4 points to the 'Name' header in the Global Data table.
- Circle 5 points to the `xQueueReceive` function call in the code at line 102.
- Circle 6 points to the `uxMessagesWaiting` variable in the Global Data table.



Name	Value
ledCmdQueue	*
ledCmdQueue	2000 0BF0
pcHead	2000 0C40
[0]	7 ('\007')
pcWriteTo	2000 0C50
u	
xTasksWaitingToSend	
xTasksWaitingToReceive	
uxMessagesWaiting	8
uxLength	8
uxItemSize	8
cRxLock	-1 ('\007')
cTxLock	-1 ('\007')
ucStaticallyAllocated	0 ('\0')
uxQueueNumber	0
ucQueueType	0 ('\0')

```
93  /**
94  * This receive task watches a queue f
95  */
96  void recvTask( void* NotUsed )
97  {
98      LedStates_t nextCmd;
99
100     while(1)
101     {
102         if(xQueueReceive(ledCmdQueue, &next
103     {
104         if(nextCmd.redLEDState == 1)
105             RedLed.On();
106         else
107             RedLed.Off();
108
109         if(nextCmd.blueLEDState == 1)
110             BlueLed.On();
111         else
112             BlueLed.Off();
```

Global Data			
Name	Value	Location	Size
led*	*	*	*
[-] ledCmdQueue	2000 0E00	2000 5118	4
[+] pcHead	2000 0E50 "r"	2000 0E00	4
[+] pcWriteTo	2000 0E54 "r"	2000 0E04	4
[+] u		2000 0E08	8
[+] xTasksWaitingToSend		2000 0E10	20
[+] xTasksWaitingToReceive		2000 0E24	20
uxMessagesWaiting	8	2000 0E38	4
uxLength	8	2000 0E3C	4
uxItemSize	4	2000 0E40	4
cRxLock	-1 ('y')	2000 0E44	1
cTxLock	-1 ('y')	2000 0E45	1
ucStaticallyAllocated	0 ('\0')	2000 0E46	1
uxQueueNumber	0	2000 0E48	4
ucQueueType	0 ('\0')	2000 0E4C	1
[+] ledState 1		2000 0024	264
redLEDState	1	2000 0024	1
blueLEDState	0	2000 0024	1
greenLEDState	0	2000 0024	1
msDelayTime	1 000	2000 0028	4
[+] message	"The quick brown	2000 002C	256
[-] ledState2		2000 012C	264
redLEDState	0	2000 012C	1
blueLEDState	1	2000 012C	1
greenLEDState	0	2000 012C	1
msDelayTime	1 000	2000 0130	4
[+] message	"Another string.	2000 0134	256



Chapter 10: Drivers and ISRs







Table 13. STM32F765xx, STM32F767xx, STM32F768Ax and STM32F769xx alternate function mapping (continued)


Port	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	
	SYS	I2C4/UART5/TIM1/2	TIM3/4/5	TIM8/9/10/11/LPTIM1/DFSDM1/CEC	I2C1/2/3/4/USART1/CEC	SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6	SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1	SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1	SPI2/I2S2/SPI3/I2S3/SAI1/I2C4/UART4/DFSDM1	SPI6/SAI2/USART6/USART4/5/7/8/OTG_FS/SPDIF	CAN1/2/TIM12/13/14/QUADSPI/FMC/LCD	SAI2/QUADSPI/DMMC2/DFSM1/IOTG2_HS/OTG1_FS/LCD	I2C4/CAN3/SDMMC2/ETH	UARTFMC/MMC/DIO/G2_
Port C	PC11	-	-	-	DFSDM1_DATAIN5	-	-	SPI3_MISO	USART3_RX	UART4_RX	QUADSPI_BK2_NCS	-	-	SDMMC2_D0
	PC12	TRACED3	-	-	-	-	-	SPI3_MOSI/I2S3_SD	USART3_TX	UART5_TX	-	-	-	SDMMC2_C1
	PC13	-	-	-	-	-	-	-	-	-	-	-	-	-



STM32F767 Interrupt Priorities and FreeRTOS API calls

ISRs with Cortex M priorities 0-4:
 - No interruptions by lower priority interrupts, tasks, or RTOS scheduler
 - Not permitted to make any FreeRTOS API calls

ISRs with Cortex M Priorities 5-15:
 - may call *FromISR* FreeRTOS API functions




Example Setup Requirements:



- NVIC_SetPriorityGrouping(0);
 (allows all 4 NVIC priority bits used for priority numbers (16 unique priorities))

- FreeRTOSConfig.h:
 configMAX_SYSCALL_INTERRUPT_PRIORITY
 = 5 << (8 - 4) = 80

NVIC_SetPriority(Periph_IRQn, 5);

NVIC_SetPriority(Periph_IRQn, 15);








Name	Type	Frequency
ISR #54	#54	960 Hz
Scheduler		60 Hz
uartPrint	@3	60 Hz
Tmr Svc	@2	0 Hz
Idle		1021 Hz

Table 27. DMA1 request mapping


Peripheral requests	Stream 0	Stream 1	Stream 2	Stream 3	Stream 4	Stream 5	Stream 6	Stream 7
Channel 0	SPI3_RX	SPDIFRX_DT	SPI3_RX	SPI2_RX	SPI2_TX	SPI3_TX	SPDIFRX_CS	SPI3_TX
Channel 1	I2C1_RX	I2C3_RX	TIM7_UP	-	TIM7_UP	I2C1_RX	I2C1_TX	I2C1_TX
Channel 2	TIM4_CH1	-	I2C4_RX	TIM4_CH2	-	I2C4_RX	TIM4_UP	TIM4_CH3
Channel 3	-	TIM2_UP TIM2_CH3	I2C3_RX	-	I2C3_TX	TIM2_CH1	TIM2_CH2 TIM2_CH4	TIM2_UP TIM2_CH4
Channel 4	UART5_RX	USART3_RX	UART4_RX	USART3_TX	UART4_TX	USART2_RX	USART2_TX	UART5_TX
Channel 5	UART8_TX	UART7_TX	TIM3_CH4 TIM3_UP	UART7_RX	TIM3_CH1 TIM3_TRIG	TIM3_CH2	UART8_RX	TIM3_CH3
Channel 6	TIM5_CH3 TIM5_UP	TIM5_CH4 TIM5_TRIG	TIM5_CH1	TIM5_CH4 TIM5_TRIG	TIM5_CH2	-	TIM5_UP	-
Channel 7	-	TIM6_UP	I2C2_RX	I2C2_RX	USART3_TX	DAC1	DAC2	I2C2_TX
Channel 8	I2C3_TX	I2C4_RX	-	-	I2C2_TX	-	I2C4_TX	-
Channel 9	-	SPI2_RX	-	-	-	-	SPI2_TX	-



Name	Type	Frequency
ISR #32	#32	0.09%
Scheduler		0.06%
uartPrint	@3	0.32%
Tmr Svc	@2	0.00%
Idle		99.53%






Name	Type		Frequency
ISR #32	⚡ #32	2.29%	1604 Hz
Scheduler	🔄	1.69%	1604 Hz
uartPrint	✉ @3	6.24%	1604 Hz
Tmr Svc	✉ @2	0.00%	0 Hz
Idle	🔌	89.78%	3208 Hz






Terminal		
Timestamp	Context	Message
34.294 774	uartPrint	i
34.294 815	uartPrint	i d
34.294 846	uartPrint	i a
34.294 920	uartPrint	i t
34.294 936	uartPrint	i a
34.301 508	uartPrint	i a
34.301 524	uartPrint	i r
34.301 555	uartPrint	i t
34.301 595	uartPrint	i 4
34.301 636	uartPrint	i
34.301 677	uartPrint	i d
34.301 707	uartPrint	i a
34.301 781	uartPrint	i t
34.301 797	uartPrint	i a
34.301 828	uartPrint	i


missing 'u'




Name	Type	Frequency
ISR #32	#32	3.35% 1430 Hz
Scheduler		0.95% 1424 Hz
uartPrint	@3	6.09% 1426 Hz
Tmr Svc	@2	0.00% 0 Hz
Idle		89.61% 2851 Hz




Chapter 11: Sharing Hardware Peripherals across Tasks



Terminal		
Timestamp	Context	Message
10.400 061	usbprint	print test
10.400 089	usbprint	print message
10.499 976	usbprint	print test
10.500 005	usbprint	print message
10.600 011	usbprint	print test
10.600 040	usbprint	print message
10.699 976	usbprint	print test
10.699 996	usbprint	print message
10.799 976	usbprint	print test
10.800 005	usbprint	print message



Virtual Comm Driver Transmit Sequence Diagram




**1 byte trigger
infinite block Time**



Name	Frequency
ISR #83	1.76% 1001 Hz
Scheduler	1.00% 1500 Hz
usbTask	3.89% 1500 Hz
Tmr Svc	0.00% 0 Hz
usbprint	3.06% 500 Hz
Idle	90.29% 1500 Hz



**500 byte trigger
100 mS block Time**

Name	Frequency
ISR #83	0.06% 30 Hz
Scheduler	0.42% 530 Hz
usbTask	0.22% 45 Hz
Tmr Svc	0.00% 0 Hz
usbprint	2.53% 500 Hz
Idle	96.77% 530 Hz






Chapter 12: Tips for Creating a Well-Abstracted Architecture






Copy-Paste-Modify (Over Time)








Chapter 13: Creating Loose Coupling with Queues





LED Command Frame

0x02	cmdNum	red	green	blue	CRC (lsb)	CRC	CRC	CRC (msb)
------	--------	-----	-------	------	--------------	-----	-----	--------------






Chapter 14: Choosing an RTOS API



Chapter 15: FreeRTOS Memory Management




Heap Fragmentation


empty Heap





after allocations





after free





allocation attempt (fails)
no contiguous space available for item 8





Brian Amos






Chapter 16: Multi-Processor and Multi-Core Systems







Heterogeneous Multi-Core Example LPC54100 (Simplified)





Multi-Core Dual FreeRTOS Instances







Legacy Hardware









Distributed System Example



Distributed System Parallel Development



Chapter 17: Troubleshooting Tips and Next Steps




SEGGER SystemView V2.52d - FreeRTOS Demo Application [FreeRTOS] on Cortex-M4

File View Go Target Tool Window Help

Full Recording Cursor at 20%

#	Timestamp	Context	Event	Detail
1	00.000 000 000	Idle	• Start	
2	00.000 009 604	Idle	• System Info	TSFreq=96000000, CPUFreq=96000000, TaskBase...
3	00.000 033 854	Idle	• System Description	N=FreeRTOS Demo Application, D=Cortex-M4, O=F...
4	00.000 048 927	Idle	• System Description	I#15=SysTick



port.c x main.c x timers.h x queue.h x event_groups.h x SEGGER_SYSVIEW.h x syscalls.c x SEGGER_SYSVIEW_FreeRTOS

File Scope f PendSV_Handler

```

734 default priority of zero as that is the highest possible priority,
735 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
736 and therefore also guaranteed to be invalid.
737
738 FreeRTOS maintains separate thread and ISR API functions to ensure
739 interrupt entry is as fast and simple as possible.
740
741 The following links provide detailed information:
742 http://www.freertos.org/RTOS-Cortex-M3-M4.html
743 http://www.freertos.org/FAQHelp.html */
744 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
745 }
746
747 /* Priority grouping: The interrupt controller (NVIC) allows the bits
748 that define each interrupt's priority to be split between bits that
749 define the interrupt's pre-emption priority bits and bits that define
750 the interrupt's sub-priority. For simplicity all bits must be defined
751 to be pre-emption priority bits. The following assertion will fail if
752 this is not the case (if some bits represent a sub-priority).
753
754 If the application only uses CMSIS libraries for interrupt
755 configuration then the correct setting can be achieved on all Cortex-M
756 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
757 scheduler. Note however that some vendor specific peripheral libraries
758 assume a non-zero priority group setting, in which cases using a value
759 of zero will result in unpredictable behaviour. */
760 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
761 }
762
763 #endif /* configASSERT_DEFINED */
764
765
766

```

Local Data @ vPortValidateInterruptPriority

Name	Value
ucCurrentPriority	
ulCurrentInterrupt	

Call Stack

Function

- vPortRaiseBASEPRI
- vPortValidateInterruptPriority
- xTaskGetTickCountFromISR
- _cbGetTime
- SEGGER_SYSVIEW_RecordSystem
- SEGGER_SYSVIEW_Start
- _HandleIncomingPacket
- _SendPacket
- SEGGER_SYSVIEW_OnTaskStartReady
- xTaskIncrementTick
- xPortSysTickHandler
- <SysTick Exception>
- prvCheckTasksWaitingTermination
- prvIdleTask

problematic call

ulMaxPRIGROUPValue

Dec	1
Hex	0x1
Text	'001'
Loc	2000 0750
Size	4Bytes

```

65 /* Constants required to check the validity of an interrupt priority. */
66 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
67 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
68 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
69 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
70 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
71 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
72 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
73 #define portPRIGROUP_SHIFT ( 8UL )
74

```



Memory 1 @ E000 ED0C

Go To: 0xE000ED0C

E000ED0C	FA050300	00000000	00040200	00000000
E000ED1C	00000000	F0F00000	00000800	0000000088.....
E000ED2C	00000000	00000002	00000000	00000000
E000ED3C	00000000	00000030	00000200	001000000

Console

- Show.D
- Show.D
- Show.D
- Show.D
- Show.D



ARM Cortex-M7 Devices Generic User Guide

Home > Cortex-M7 Peripherals > System control block > Application Interrupt and Reset Control Register

4.3.5. Application Interrupt and Reset Control Register

The AIRCR provides priority grouping control for the exception model, endian status for data accesses, and reset control of the system. See the register summary in [Table 4.12](#) and [Table 4.17](#) for its attributes.

To write to this register, you must write 0x5FA to the VECTKEY field, otherwise the processor ignores the write.

The bit assignments are:

31	16	15	14	11	10	8	7	3	2	1	0
On read: VECTKEYSTAT On write: VECTKEY				Reserved			Reserved		Reserved		
ENDIANNESS				PRIGROUP			SYSRESETREQ		Reserved for Debug use		
							VECTCLRACTIVE		VECTRESET		

Binary point

The PRIGROUP field indicates the position of the binary point that splits the PRI_n fields in the Interrupt Priority Registers into separate *group priority* and *subpriority* fields. Table 4.18 shows how the PRIGROUP value controls this split. Implementations having PRI_n fields of less than 8 bits treat the least-significant bits as zero.

Table 4.18. Priority grouping

PRIGROUP	Binary point ^[a]	Interrupt priority level value, PRI_N[7:0]		Number of	
		Group priority bits	Subpriority bits	Group priorities ^[b]	Subpriorities ^[b]
0b000 ^[c]	bxxxxxxx.y	[7:1]	[0]	128	2
0b001 ^[c]	bxxxxx.yy	[7:2]	[1:0]	64	4
0b010 ^[c]	bxxxxx.yyy	[7:3]	[2:0]	32	8
0b011 ^[c]	bxxxx.yyyy	[7:4]	[3:0]	16	16
0b100	bxxx.yyyyy	[7:5]	[4:0]	8	32
0b101	bxx.yyyyyy	[7:6]	[5:0]	4	64
0b110	bx.yyyyyyy	[7]	[6:0]	2	128
0b111	b.yyyyyyyy	None	[7:0]	1	256

[a] PRI_n[7:0] field showing the binary point. x denotes a group priority field bit, and y denotes a subpriority field bit.

The screenshot shows a debugger interface with the following components:

- Break & Tracepoints:** Shows various breakpoints and tracepoints for the current session.
- File Scope:** Displays the source code for 'SEGGER_RTT.c' at the 'f_WriteNoCheck' function. A red box highlights the function signature and its parameters.
- Call Stack:** Shows the current call stack with 'SEGGER_RTT_Write' at the top, indicating the current execution point.
- Watched Data:** Shows the value of 'uMaxPRIGROUPValue' as 0x1 at memory location 2000 0750.
- Text Annotation:** A red box with the text "static variable being clobbered by a stack overflow" is placed over the code, with a red arrow pointing to the 'SEGGER_RTT_Write' function in the call stack.