












Chapter 1: Architecting High-Performance Embedded Systems.










Chapter 2: Sensing the World






















Chapter 3: Operating in Real Time














Chapter 4: Developing Your First FPGA Program



Select Install Type



Please select install type and provide your Xilinx.com user ID and password for authentication.

User Authentication

Please provide your Xilinx user account credentials to download the required files.
If you don't have an account, [please create one](#). If you forgot your password, you can [reset it here](#).

User ID

Password

Download and Install Now

Select your desired device and tool installation options and the installer will download and install just what is required.

Download Image (Install Separately)

The installer will download an image containing all devices and tool options for later installation. Use this option if you wish to install a full image on a network drive or allow different users maximum flexibility when installing.

Select Product to Install



Select a product to continue installation. You will be able to customize the content in the next page.

Vitis

Installs Vitis Core Development Kit for embedded software and application acceleration development on Xilinx platforms. Vitis installation includes Vivado Design Suite.

Vivado

Includes the full complement of Vivado Design Suite tools for design, including C-based design with Vivado High-Level Synthesis, implementation, verification and device programming. Complete device support, cable driver, and Document Navigator included.

On-Premises Install for Cloud Deployments

Install on-premises version of tools for cloud deployments.

BootGen

Installs Bootgen for creating bootable images targeting Xilinx SoCs and FPGAs.

Lab Edition



Installs only the Xilinx Vivado Lab Edition. This standalone product includes the Vivado Device Programmer and Vivado Logic Analyzer tools.

Hardware Server


Installs hardware server and JTAG cable drivers for remote debugging.

Documentation Navigator (Standalone)

Xilinx Documentation Navigator (DocNav) provides access to Xilinx technical documentation both on the Web and on the Desktop. This is a standalone installation without Vivado Design Suite.



New Project ×

Project Name 

Enter a name for your project and specify a directory where the project data files will be stored.

Project name:


Project location: ⊗ ...

Create project subdirectory

Project will be created at: C:/Projects/ArtyAdder

? < Back Next > Finish Cancel

New Project ×

Project Type 

Specify the type of project to create.

RTL Project
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
 Do not specify sources at this time

Post-synthesis Project
You will be able to add sources, view device resources, run design analysis, planning and implementation.
 Do not specify sources at this time

I/O Planning Project
Do not specify design sources. You will be able to view part/package resources.

Imported Project
Create a Vivado project from a Synplify, XST or ISE Project File.

Example Project

? < Back Next > Finish Cancel

Default Part

Choose a default Xilinx part or board for your project



Parts | **Boards**

[Reset All Filters](#)

Install/Update Boards

Vendor:

Name:

Board Rev:

Search:

Display Name	Preview	Vendor	File Version	Part
Arty A7-100		digilentinc.com	1.0	xc7a100tcsq324-1
Arty A7-35		digilentinc.com	1.0	xc7a35ticsq324-1L



< Back

Next >

Finish

Cancel

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator

- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS

PROJECT MANAGER - ArtyAdder

Sources

- Design
- Constrain
- Simulation
 - sim_1

Hierarchy

- Properties... (Ctrl+E)
- Hierarchy Update
- Refresh Hierarchy
- IP Hierarchy
- Edit Constraints Sets...
- Edit Simulation Sets...
- Add Sources...** (Alt+A)

Properties

Select an object to see properties

Add or Create Design Sources

Specify HDL, netlist, Block Design, and IP files, or directories containing those file types to add to your project. Create a new source file on disk and add it to your project.



+ | - | ↑ | ↓

Use Add Files, Add Directories or Create File buttons below

- Add Files
- Add Directories
- Create File**

- Scan and add RTL include files into project
- Copy sources into project
- Add sources from subdirectories



< Back

Next >

Finish

Cancel

Create Source File

Create a new source file and add it to your project.



File type: VHDL

File name: FullAdder.vhdl

File location: <Local to Project>



OK

Cancel

Define modules and specify I/O Ports to add to your source files.

For each port specified:

MSB and LSB values will be ignored unless its Bus column is checked.

Ports with blank names will not be written.

**New Source Files**

Adder4.vhdl
FullAdder.vhdl

Module Definition

Entity name: Adder4 ✕

Architecture name: Behavioral ✕

I/O Port Definitions

+ - ↑ ↓					
Port Name	Direction	Bus	MSB	LSB	
	in	<input checked="" type="checkbox"/>	0	0	


OK


Cancel

The screenshot displays the Vivado 2020.1 interface. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, and Help. Below the menu is a toolbar with various icons. The left sidebar, titled 'Flow Navigator', shows a tree view with categories: PROJECT MANAGER (containing Settings, Add Sources, Language Templates, and IP Catalog), IP INTEGRATOR (containing Create Block Design, Open Block Design, and Generate Block Design), SIMULATION (containing Run Simulation), and RTL ANALYSIS.


The main workspace is titled 'PROJECT MANAGER - ArtyAdder'. It contains two panels:


- Sources Panel:** Shows a tree view of design sources. Under 'Design Sources (2)', there is a sub-category 'Non-module Files (1)' containing 'FullAdder.vhdl', which is circled in red. Below it is 'Adder4 (Behavioral) (Adder4.vhdl)'. Other categories include 'Constraints' and 'Simulation Sources (2)'. At the bottom, there is a 'sim_1 (2)' folder. The panel has tabs for 'Hierarchy', 'Libraries', and 'Compile Order'.
- Source File Properties Panel:** Shows the properties for the selected 'FullAdder.vhdl' file. It has a 'General' tab and a 'Properties' section with a checked 'Enabled' checkbox.







ArtyAdder - [C:/Projects/ArtyAdder/ArtyAdder.xpr] - Vivado 2020.1





ArtyAdder - [C:/Projects/ArtyAdder/ArtyAdder.xpr] - Vivado 2020.1





File Edit Flow Tools Reports Window Layout View Help Q- Quick Access

Flow Navigator PROJECT MANAGER - ArtyAdder

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream**
 - Open Hardware Manager

Sources

- Design Sources (1)
 - ARTY_ADDER(BEHAVIORAL) (ArtyAdder.vhdl) (1)
- Constraints (1)
 - constrs_1 (1)
 - Arty-A7-35.xdc

Hierarchy Libraries Compile Order

Source File Properties

Arty-A7-35.xdc

Enabled



Location: C:/Projects/ArtyAdder/ArtyAdder.srcs/constrs_1/new



Type: XDC

General Properties

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS
synth_1	constrs_1	Not started			
impl_1	constrs_1	Not started			





Q-

Project Settings

General
Simulation
Elaboration
Synthesis
Implementation

Bitstream

> IP

Tool Settings

Project
IP Defaults
> XHub Store
Source File
Display
WebTalk
Help
> Text Editor
3rd Party Simulators
> Colors
Selection Rules
Shortcuts
> Strategies
> Window Behavior

Bitstream

Specify various settings related to writing Bitstream



Note: Additional bitstream settings will be available once you open an implemented design

Write Bitstream (write_bitstream)

tcl.pre		..
tcl.post		..
-raw_bitfile	<input type="checkbox"/>	
-mask_file	<input type="checkbox"/>	
-no_binary_bitfile	<input type="checkbox"/>	
-bin_file	<input checked="" type="checkbox"/>	
-readback_file	<input type="checkbox"/>	
-logic_location_file	<input type="checkbox"/>	
-verbose	<input type="checkbox"/>	
More Options		

-bin_file

Write a binary bit file without header (.bin).



OK

Cancel

Apply

Restore...

The screenshot shows the Vivado Hardware Manager interface. The 'Hardware' tab is active, displaying a table of hardware components:

Name	Status
localhost (1)	Connected
xilinx_tcf/Digilent/210319AB5AD0	Open
xc7a35t_0 (1)	
XADC (System)	

The 'Hardware Device Properties' dialog is open for the selected device 'xc7a35t_0'. The 'General' tab is active, showing:

Name: xc7a3
Part: xc7a3

A context menu is displayed over the 'xc7a35t_0' entry, with the option 'Add Configuration Memory Device...' highlighted by a red circle. Other options in the menu include 'Hardware Device Properties...', 'Program Device...', 'Verify Device...', 'Refresh Device', 'Show Bus Plot...', 'Boot from Configuration Memory Device', 'Program BBR Key...', 'Clear BBR Key...', 'Program eFUSE Registers...', and 'Export to Spreadsheet...'.

The 'Add Configuration Memory Device' dialog box is shown. It prompts the user to 'Choose a configuration memory part.' The device 'xc7a35t_0' is selected.

Filter

Manufacturer: All
Density (Mb): All
Type: All
Width: All

Select Configuration Memory Part

Search: s25fl127 (1 match)

Name	Part	Manufact...	Alias	Family	Type	Density
s25fl128sxxxxx0-spi-x1_x2_x4	s25fl128sxxxxx0	Spansion	s25fl127s-spi-x1_x2_x4	s25flxxxs	spi	128

The search results table shows one match for the search term 's25fl127'. The 'Name' column contains 's25fl128sxxxxx0-spi-x1_x2_x4', 'Part' is 's25fl128sxxxxx0', 'Manufact...' is 'Spansion', 'Alias' is 's25fl127s-spi-x1_x2_x4', 'Family' is 's25flxxxs', 'Type' is 'spi', and 'Density' is '128'. The 'OK' button is highlighted in blue.

Program Configuration Memory Device [Close]

Select a configuration file and set programming options.

Memory Device: ...

Configuration file: ...

PRM file: ...

State of non-config mem I/O pins:

Program Operations

Address Range:

Erase

Blank Check

Program

Verify

Verify Checksum

SVF Options

Create SVF Only (no program operations)

SVF File: ...


[Help] [OK] [Cancel] [Apply]

Program Flash [Close]

i Flash programming completed successfully.

[OK]

Chapter 5: Implementing systems with FPGAs



The screenshot shows the Vivado 2020.1 interface. The top menu bar includes File, Edit, Flow, Tools, Reports, Window, Layout, View, and Help. The title bar reads "ArtyAdder - [C:/Projects/ArtyAdder/ArtyAdder.xpr] - Vivado 2020.1". The "Implementation Complete" status is shown in the top right corner. The "Timing Analysis" menu item is circled in red. The "Project Summary" window is open, showing the following data:

Project Summary

Overview | Dashboard

Report Strategy: [Vivado Synthesis Default Reports](#) | Report Strategy: [Vivado Implementation Default Reports](#)
Incremental synthesis: [None](#) | Incremental implementation: [None](#)

DRC Violations | Summary: 1 warning | [Implemented DRC Report](#)

Timing | Setup | Hold | Pulse Width

Worst Negative Slack (WNS): **0.43 ns**
Total Negative Slack (TNS): 0 ns
Number of Failing Endpoints: 0
Total Number of Endpoints: 5
[Implemented Timing Report](#)

Utilization | Post-Synthesis | Post-Implementation | Graph | **Table**

Resource	Utilization	Available	Utilization %
LUT	6	20800	0.03
IO	13	210	6.19

Power | Summary | On-Chip

Total On-Chip Power: **0.07 W**
Junction Temperature: 25.3 °C
Thermal Margin: 74.7 °C (15.5 W)
Effective θ_{JA} : 4.8 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: [Low](#)
[Implemented Power Report](#)

At the bottom, there are tabs for Tcl Console, Messages, Log, Reports, Design Runs, Power, DRC, and Timing.

New Vitis HLS Project

Project Configuration

Create Vitis HLS project of selected type

Project name:

Location:

New Vitis HLS Project

Add/Remove Files

Add/remove C-based source files (design specification)

Top Function:

Design Files

Name	CFLAGS	CSIMFLAGS

Solution Configuration

Create Vitis HLS solution for selected technology



Solution Name:

Clock
Period: Uncertainty:

Part Selection
Part: *xcvu11p-flga2577-1-e*

Flow Target
 Configure [several options](#) for the selected flow target

< Back

Finish

Cancel

Vitis HLS 2020.1 - ArtyAdder4HLS (C:\Projects\ArtyAdder4HLS)

File Edit Project Solution Window Help

Debug Synthesis Analysis

ArtyAdder4HLS.cpp Synthesis Summary(ArtyAdder4HLS) ArtyAdder4HLS.vhd

```

1 |-----|
2 -- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
3 -- Version: 2020.1
4 -- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
5 --
6 |-----|
7
8 library IEEE;
9 use IEEE.std_logic_1164.all;
10 use IEEE.numeric_std.all;
11
12 entity ArtyAdder4HLS is
13 port (
14     ap_start : IN STD_LOGIC;
15     ap_done  : OUT STD_LOGIC;
16     ap_idle  : OUT STD_LOGIC;
17     ap_ready : OUT STD_LOGIC;
18     a       : IN STD_LOGIC_VECTOR (3 downto 0);
19     b       : IN STD_LOGIC_VECTOR (3 downto 0);
20     sum     : OUT STD_LOGIC_VECTOR (3 downto 0);
21     sum_ap_vld : OUT STD_LOGIC;
22     c_out   : OUT STD_LOGIC_VECTOR (0 downto 0);
23     c_out_ap_vld : OUT STD_LOGIC );
24 end;
25
26
27 architecture behave of ArtyAdder4HLS is

```

ArtyAdder4HLS.vhd

Git Repositories

Select one of the following to add a repository to this view:

- Add an existing local Git repository
- Clone a Git repository
- Create a new local Git repository

Console Loops Errors Warnings DRCs

1 DRC-Infos 0 DRC-Warnings 0 DRC-Errors


Name Web Help Details

All Categories

THROUGHPUT

ArtyAdder4HLS

Writable Insert 1:1



Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates

BLOCK DESIGN - design_1*

Sources Design Signals Board

System Clock

Diagram Address Editor

Designer Assistance available. Run Connection Automation


Re-customize IP

Clocking Wizard (6.0)

Documentation IP Location

IP Symbol Resource

Show disabled ports




Component Name: clk_wiz_0

Board Clocking Options Output Clocks MCM Settings Summary


The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHZ)		Phase Reque
		Requested	Actual	
<input checked="" type="checkbox"/> clk_out1	clk_out1	166.66667	166.66667	0.000
<input checked="" type="checkbox"/> clk_out2	clk_out2	200.000	200.00000	0.000
<input checked="" type="checkbox"/> clk_out3	clk_out3	25.000	25.00000	0.000

OK Cancel



```
FACE sys_clock [get_bd_cells -quiet /clk_wiz_0]
user created input clock port. Please
clk
/sys_clock
lock
lk_in1
/sys_clock
```



Eclipse Launcher




Select a directory as workspace

Vitis IDE uses the workspace directory to store its preferences and development artifacts.

Workspace: C:\Projects\oscilloscope-software

Use this as the default and do not ask again

- ▶ Restore other Workspace
- ▶ Recent Workspaces



Board Support Package Settings

Board Support Package Settings

Control various settings of your Board Support Package.

Configuration for library: `lwip211`

Name	Value	Default	Type
<code>temac_adapter_options</code>	<code>true</code>	<code>true</code>	boolean
<code>emac_number</code>	<code>0</code>	<code>0</code>	integer
<code>n_rx_coalesce</code>	<code>1</code>	<code>1</code>	integer
<code>n_rx_descriptors</code>	<code>64</code>	<code>64</code>	integer
<code>n_tx_coalesce</code>	<code>1</code>	<code>1</code>	integer
<code>n_tx_descriptors</code>	<code>64</code>	<code>64</code>	integer
<code>phy_link_speed</code>	<code>100 Mbps (CONFIG_LINK...</code>	<code>CONFIG_LINKSPEED_AUT...</code>	enum
<code>tcp_ip_rx_checksum_offload</code>	<code>false</code>	<code>false</code>	boolean
<code>tcp_ip_tx_checksum_offload</code>	<code>false</code>	<code>false</code>	boolean
<code>tcp_rx_checksum_offload</code>	<code>false</code>	<code>false</code>	boolean
<code>tcp_tx_checksum_offload</code>	<code>false</code>	<code>false</code>	boolean
<code>temac_use_jumbo_frames</code>	<code>false</code>	<code>false</code>	boolean
<code>udp_options</code>	<code>true</code>	<code>true</code>	boolean

OK Cancel

oscilloscope-software - oscilloscope-software/src/main.c - Vitis IDE

File Edit Search Xilinx Project Window Help

Quick Access Design Debug

Explorer

- src
 - echo.c
 - i2c_access.c
 - iic_phyreset.c
 - main.c
 - platform_config.h
 - platform_mb.c
 - platform_ppc.c
 - platform_zynq.c
 - platform_zynqmp.c
 - platform.c

Assistant

- design_1_wrapper [Platform]
- oscilloscope-software_system [Sy]

```
120
121 int main()
122 {
123     #if LWIP_IPV6==0
124         ip_addr_t ipaddr, netmask, gw;
125     #endif
126     /* the mac address of the board. this should be unique per bo
127     unsigned char mac_ethernet_address[] =
128         { 0x00, 0x0a, 0x35, 0x00, 0x01, 0x02 };
129
130
131     echo_netif = &server_netif;
132     #if defined (__arm__) && !defined (ARMR5)
133     #if XPAR_GIGE_PCS_PMA_SGMII_CORE_PRESENT == 1 || XPAR_GIGE_PCS_PM
134         ProgramSi5324();
135         ProgramSfpPhy();
136     #endif
137     #endif
138
139     /* Define this board specific macro in order perform PHY reset on
140     #ifdef XPS_BOARD_ZCU102
141         if(IicPhyReset()) {
142             xil_printf("Error performing PHY reset \n\r");
```

Console

Build Console [oscilloscope-software, Debug]

```
'Invoking: MicroBlaze Print Size'
mb-size oscilloscope-software.elf |tee "oscilloscope-software.elf.size"
text data bss dec hex filename
```

/oscilloscope-software/src/main.c

oscilloscope-software - oscilloscope-software/src/main.c - Vitis IDE

File Edit Run Search Xilinx Project Window Help

Quick Access Design Debug

Debug SystemDebugger_oscilloscope-so...
SystemDebugger_oscilloscope-so...
xc7a35t
MicroBlaze Debug Module
MicroBlaze #0 (Breakpoi...
0x80002190 main(): ./...
0x800000b8 crtinit(): ...
0x80000024_start1(): ...

```
120
121 int main()
122 {
123     #if LWIP_IPV6==0
124         ip_addr_t ipaddr, netmask, gw;
125
126     #endif
127     /* the mac address of the board. this should
128     unsigned char mac_ethernet_address[] =
129     { 0x00, 0x0a, 0x35, 0x00, 0x01, 0x02 };
130
131     echo_netif = &server_netif;
132     #if defined (__arm__) && !defined (ARMR5)
133     #if XPAR_GIGE_PCS_PMA_SGMII_CORE_PRESENT == 1 ||
134         ProgramSi5324();
135         ProgramSfpPhy();
136     #endif
137     #endif
138
139     /* Define this board specific macro in order perfor
140     #ifdef XPS_BOARD_ZCU102
141         if(IicPhyReset() {
```

Memory

Name	Type	Value
ipaddr	ip_addr_t	{addr=..
netma	ip_addr_t	{addr=..
gw	ip_addr_t	{addr=..

Explo... Assist...

src
echo.c
i2c_access.c
iic_phyreset.c
main.c
platform_config.h
platform_mb.c


Console Vitis Serial Terminal

Click on + button to add a port to the terminal.

Send Clear

XSC... Em...

XSCT Process
xsct%
xsct%
xsct%



oscilloscope-software - oscilloscope-software/src/main.c - Vitis IDE

File Edit Run Search Xilinx Project Window Help

Quick Access Design Debug

Debug

- SystemDebugger_oscilloscope-s
- SystemDebugger_oscilloscope-s
 - xc7a35t
 - MicroBlaze Debug Module
 - MicroBlaze #0 (Running)

```
89 }
90
91 void
92 print_ip_settings(ip_addr_t *ip, ip_addr_t *mask,
93 {
94
95     print_ip("Board IP: ", ip);
96     print_ip("Netmask : ", mask);
97     print_ip("Gateway : ", gw);
98 }
99
100 #endif
101 int main()
102 {
103     sys_thread_new("main_thrd", (void*)(void*)m
104                     THREAD_STACKSIZE,
105                     DEFAULT_THREAD_PRI);
106     vTaskStartScheduler();
107     while(1):
```

Name Type

Memory

XSCT Process

section	.stack: 0x8
0%	0MB 0.0MB/s ?
77%	0MB 0.2MB/s ?



-----lwIP Socket Mode Echo server Demo Application -----



Connected to: Serial (COM9, 9600, 0, 8)

Send Clear

Writable Smart Insert 105 : 39

Chapter 6: Designing Circuits with KiCad





Eeschema — Power Supply.sch [/Power Supply/] — C:\Projects\oscilloscope-circuit\oscilloscope [no file]

File Edit View Place Inspect Tools Preferences Help

Reference #FLG?	Power symbol	Name	Library	Footprint	Description	Key words
Z 2.23	PWR_FLAG	PWR_FLAG	power	<Unknown>	Special symbol for telling ERC where power comes from	power-flag



File C:\Proj... Z 2.23 X 10.650 Y 1.900 dx 10.650 dy 1.900 dist 10.818 grid 0.050 Inches



Eeschema — Power Supply.sch [/Power Supply/] — C:\Projects\oscilloscope-circuit\oscilloscope [no file]



File Edit View Place Inspect Tools Preferences Help



Reference #FLG?	Power symbol	Name	Library	Footprint	Description	Key words
Z 2.23	PWR_FLAG	PWR_FLAG	power	<Unknown>	Special symbol for telling ERC where power comes from	power-flag



File C:\Proj... Z 2.23 X 7.450 Y 0.300 dx 7.450 dy 0.300 dist 7.456 grid 0.050 Inches












Assign Footprints

File Preferences Help

Footprint Filters: 


Footprint Libraries	Symbol : Footprint Assignments	Filtered Footprints
Battery	1 C5 - C_lu :	1 Battery:BatteryHolder_Bulgin_
Button_Switch_Keyboard	2 C6 - C_lu :	2 Battery:BatteryHolder_Comfort
Button_Switch_SMD	3 U1 - CG7_GDT :	3 Battery:BatteryHolder_Eagle_1
Button_Switch_THT	4 U2 - TLV75718PDBV : Package_TO_SOT_SMD:SOT-23-5	4 Battery:BatteryHolder_Keyston
Buzzer_Beeper		5 Battery:BatteryHolder_Keyston
Calibration_Scale		6 Battery:BatteryHolder_Keyston
Capacitor_SMD		7 Battery:BatteryHolder_Keyston
Capacitor_Tantalum_SMD		8 Battery:BatteryHolder_Keyston
Capacitor_THT		9 Battery:BatteryHolder_Keyston
Connector		10 Battery:BatteryHolder_Keyston
Connector_AMASS		11 Battery:BatteryHolder_Keyston
Connector_Audio		12 Battery:BatteryHolder_Keyston
Connector_BarrelJack		13 Battery:BatteryHolder_Keyston


Filtered by library (Battery), search text: 43

Apply, Save Schematic & Continue OK Cancel


KiCad (5.1.6)-1 C:\Projects\oscilloscope-circuit\oscilloscope\oscilloscope.pro

File View Tools Browse Preferences Help





- oscilloscope.pro
 - KiCAD
 - oscilloscope_footprints.pretty
 - oscilloscope.kicad_pcb
 - oscilloscope.net
 - oscilloscope.sch
 - oscilloscope-cache.lib



Project name:
C:\Projects\oscilloscope-circuit\oscilloscope\oscilloscope.pro



Track: 9.84 mils (0.250 mm) * Via: 31.5 / 15.7 mils (0.80 / 0.40 mm) * Grid: 25.00 mils (0.6350 mm) Zoom Auto

The main workspace shows a red rectangular outline on a black background. A Layers Manager panel is open on the right side, listing various layers and their visibility status.

Layers	Items
<input checked="" type="checkbox"/> F.Cu	
<input checked="" type="checkbox"/> B.Cu	
<input checked="" type="checkbox"/> F.Adhes	
<input checked="" type="checkbox"/> B.Adhes	
<input checked="" type="checkbox"/> F.Paste	
<input checked="" type="checkbox"/> B.Paste	
<input checked="" type="checkbox"/> F.SilkS	
<input checked="" type="checkbox"/> B.SilkS	
<input checked="" type="checkbox"/> F.Mask	
<input checked="" type="checkbox"/> B.Mask	
<input type="checkbox"/> Dwgs.User	
<input checked="" type="checkbox"/> Cmts.User	
<input checked="" type="checkbox"/> Eco1.User	
<input checked="" type="checkbox"/> Eco2.User	
<input checked="" type="checkbox"/> Edge.Cuts	
<input checked="" type="checkbox"/> Margin	
<input type="checkbox"/> F.CrtYd	
<input type="checkbox"/> B.CrtYd	
<input checked="" type="checkbox"/> F.Fab	

Pads	Vias	Track Segments	Nodes	Nets	Unrouted				
0	0	0	0	0	0				
Z 0.43	X 12.825000 Y 8.450000		dx 12.825000 dy 8.450000 dist 15.3585			grid X 0.025000 Y 0.025000	Inches		

Pcbnew — C:\Projects\oscilloscope-circuit\oscilloscope\oscilloscope.kicad_pcb

— □ ×

File Edit View Place Route Inspect Tools Preferences Help




Track: 9.84 mils (0.250 mm) * Via: 31.5 / 15.7 mils (0.80 / 0.40 mm) * Grid: 100.00 mils (2.5400 mm) Zoom 1.38

Layers Manager


Layers	Items
<input checked="" type="checkbox"/>	F.Cu
<input checked="" type="checkbox"/>	GND
<input checked="" type="checkbox"/>	3.3V
<input checked="" type="checkbox"/>	B.Cu
<input checked="" type="checkbox"/>	F.Adhes
<input checked="" type="checkbox"/>	F.Paste
<input checked="" type="checkbox"/>	F.SilkS
<input checked="" type="checkbox"/>	F.Mask
<input type="checkbox"/>	Dwgs.User
<input checked="" type="checkbox"/>	Cmts.User
<input checked="" type="checkbox"/>	Eco1.User
<input checked="" type="checkbox"/>	Eco2.User
<input checked="" type="checkbox"/>	Edge.Cuts
<input checked="" type="checkbox"/>	Margin
<input checked="" type="checkbox"/>	F.CrtYd
<input checked="" type="checkbox"/>	B.CrtYd
<input checked="" type="checkbox"/>	F.Fab

Type	Shape	Length	Angle		Layer	Width
Drawing	Segment	2.5000 in	90.0	@(7.5000 in, 5.0000 in)	Edge.Cuts	2.0 mils
Z 1.39	X 7.500000 Y 2.500000			dx 2.200000 dy -2.500000 dist 3.3302		grid X 0.100000 Y 0.100000

Inches Add gra...



Track: 9.84 mils (0.250 mm) * Via: 31.5 / 15.7 mils (0.80 / 0.40 mm) * Grid: 25.00 mils (0.6350 mm) Zoom Auto



Layers Manager

Layers	Items
<input checked="" type="checkbox"/>	F.Cu
<input checked="" type="checkbox"/>	GND
<input checked="" type="checkbox"/>	3.3V
<input checked="" type="checkbox"/>	B.Cu
<input checked="" type="checkbox"/>	F.Adhes
<input checked="" type="checkbox"/>	F.Paste
<input checked="" type="checkbox"/>	F.SilkS
<input checked="" type="checkbox"/>	F.Mask
<input type="checkbox"/>	Dwgs.User
<input checked="" type="checkbox"/>	Cmts.User
<input checked="" type="checkbox"/>	Eco1.User
<input checked="" type="checkbox"/>	Eco2.User
<input checked="" type="checkbox"/>	Edge.Cuts
<input checked="" type="checkbox"/>	Margin
<input type="checkbox"/>	F.CrtYd
<input type="checkbox"/>	B.CrtYd
<input type="checkbox"/>	F.Fab

Pads	Vias	Track Segments	Nodes	Nets	Unrouted	grid X	grid Y	Units
11	0	0	8	13	5	X 0.025000	Y 0.025000	Inches

Board Setup



- Layers
- Text & Graphics
- Design Rules
- Net Classes
- Tracks & Vias
- Solder Mask/Paste

Four layers, parts on Front

Copper layers: 4

PCB thickness: 62.99213 mils

<input checked="" type="checkbox"/>	F.CrtYd	Off-board, testing
<input checked="" type="checkbox"/>	F.Fab	Off-board, manufacturing
<input checked="" type="checkbox"/>	F.Adhes	On-board, non-copper
<input checked="" type="checkbox"/>	F.Paste	On-board, non-copper
<input checked="" type="checkbox"/>	F.Silks	On-board, non-copper
<input checked="" type="checkbox"/>	F.Mask	On-board, non-copper
<input checked="" type="checkbox"/>	F.Cu	signal
<input checked="" type="checkbox"/>	GND	power plane
<input checked="" type="checkbox"/>	3.3V	power plane
<input checked="" type="checkbox"/>	B.Cu	signal
<input type="checkbox"/>	B.Mask	On-board, non-copper
<input type="checkbox"/>	B.Silks	On-board, non-copper
<input type="checkbox"/>	B.Paste	On-board, non-copper
<input type="checkbox"/>	B.Adhes	On-board, non-copper
<input type="checkbox"/>	B.Fab	Off-board, manufacturing
<input checked="" type="checkbox"/>	B.CrtYd	Off-board, testing
<input checked="" type="checkbox"/>	Edge.Cuts	Board contour
<input checked="" type="checkbox"/>	Margin	Edge_Cuts setback
<input checked="" type="checkbox"/>	Eco1.User	Auxiliary

Import Settings...


OK


Cancel

Layers Manager

Layers	Items
<input checked="" type="checkbox"/>	F.Cu
<input checked="" type="checkbox"/>	GND
<input checked="" type="checkbox"/>	3.3V
<input checked="" type="checkbox"/>	B.Cu
<input checked="" type="checkbox"/>	F.Adhes
<input checked="" type="checkbox"/>	F.Paste
<input checked="" type="checkbox"/>	F.SilkS
<input checked="" type="checkbox"/>	F.Mask
<input type="checkbox"/>	Dwgs.User
<input checked="" type="checkbox"/>	Cmts.User
<input checked="" type="checkbox"/>	Eco1.User
<input checked="" type="checkbox"/>	Eco2.User
<input checked="" type="checkbox"/>	Edge.Cuts
<input checked="" type="checkbox"/>	Margin
<input type="checkbox"/>	F.CrtYd
<input checked="" type="checkbox"/>	B.CrtYd
<input checked="" type="checkbox"/>	F.Fab


Pads	Vias	Track Segments	Nodes	Nets	Unrouted			
11	2	11	8	13	1	Z 10.07	X 7.310000	Y 4.140000
			dx 2.010000	dy -0.860000	dist 2.1863	grid X 0.010000		Y 0.010000
Inches								






Arty A7 Oscilloscope
Ledin Engineering, Inc.
Rev 5


Chapter 7: Building High-Performance Digital Circuits














Arty A7 Oscilloscope
LedIn Engineering, Inc.
Rev 3

Engineering, Inc.
oscope












Chapter 8: Bringing Up the Board for the First Time





Input range ± 10 V
with 1X probe

J1
Ch1 BNC



U6
GDT CG775

75 V breakdown

C29
C_47n

R11
R_100


C30
C_18p



R12
R_953k


C31
C_360p



R13
R_47k

GND













Chapter 9: The Firmware Development Process





Chapter 10: Testing and Debugging the Embedded System

