




Chapter 1: Introduction to FPGA Architectures and Xilinx Vivado



Simple ASIC Flow




Simple FPGA Flow



Graphical Representation

In	Out
0	1
1	0


Truth Table



Graphical Representation

in0	in1	out
0	0	0
0	1	0
1	0	0
1	1	1


Truth Table



Graphical Representation

in0	in1	out
0	0	0
0	1	1
1	0	1
1	1	1


Truth Table



Graphical Representation

in0	in1	out
0	0	0
0	1	1
1	0	1
1	1	0



Truth Table




A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth Table


Graphical Representation






UG479_c1_21_032111

Column Based ASMBL Architecture






Feature Options

- Logic (SLICEL)
- Logic (SLICEM)
- DSP
- Memory
- Clock Management Tile
- Global Clock
- High-performance I/O
- High-range I/O
- Integrated IP
- Mixed Signal
- Transceivers




UG474_c2_24_071014






Select Tools->Xhub Stores



Select Boards tab



Select one or both boards

logic_ex - [/home/bruno/git/private/book/CH1/build/logic_ex/logic_ex.xpr] - Vivado 2020.1

File Edit Flow Tools Reports Window Layout View Help Quick Access

Flow Navigator PROJECT MANAGER - logic_ex

PROJECT MANAGER

- Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Sources

- Design Sources (1)
 - logic_ex** (logic_ex.sv)
- Constraints (1)
 - Simulation Sources (1)
 - Utility Sources

Hierarchy Libraries Compile Order

Properties

Select an object to see properties

Project Summary

Overview | Dashboard

Settings Edit

Project name: logic_ex
 Project location: /home/bruno/git/private/book/CH1/build/logic_ex
 Product family: Artix-7
 Project part: Artix-7-100 (xc7a100tcsq324-1)
 Top module name: logic_ex
 Target language: Verilog
 Simulator language: Mixed

Board Part

Display name: Arty A7-100
 Board part name: digilentinc.com:arty-a7-100:part0:1.0
 Board revision: E.0
 Connectors: No connections
 Repository path: /home/bruno/Xilinx/Vivado/2020.1/hub/board_store/xilinx_board_store
 URL: www.digilentinc.com/Arty-A7-100
 Board overview: Arty A7-100

Synthesis

Status: Not started
 Messages: No errors or warnings
 Part: xc7a100tcsq324-1
 Strategy: Vivado Synthesis Defaults
 Report Strategy: Vivado Synthesis Default Reports
 Incremental synthesis: None

Implementation

Status: Not started
 Messages: No errors or warnings
 Part: xc7a100tcsq324-1
 Strategy: Vivado Implementation Defaults
 Report Strategy: Vivado Implementation Default Reports
 Incremental implementation: None

DRC Violations

Run Implementation to see DRC results

Timing

Run Implementation to see timing results

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2020)	Vivado Synthesis Default Repo
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2020)	Vivado Implementation Default

Sources

Design Sources (1)

- logic_ex** (logic_ex.sv)

Constraints (1)

- constrs_1 (1)
 - Nexys-A7-100T-Master.xdc

Simulation Sources (1)

- sim_1 (1)
 - tb** (tb.sv) (1)
 - u_logic_ex : logic_ex (logic_ex.sv)


Utility Sources

Hierarchy Libraries Compile Order

SIMULATION - Behavioral Simulation - Functional - sim_1 - tb

Name	Design ...	Block T...
tb	tb	Verilog Mo
u_logic_ex	logic_ex	Verilog Mo
gbl	gbl	Verilog Mo

Name	Value	Data Ty...
SW[1]	3	Array
LED[3]	6	Array



Tcl Console x Messages Log



```
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0 } {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#     send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a w
#   }
# }
# run 1000ns
Timescale of (tb) is 1ns/100ps.
Setting switches to 00
Setting switches to 01
Setting switches to 10
Setting switches to 11
PASS: logic_ex test PASSED!
$stop called at time : 400 ns : File "/home/fbruno/git/private/book/CH1/tb/tb.sv" Line 20
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8121.176 ; g
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 4
add_wave {{/tb/SW}} {{/tb/LED}}
```

Type a Tcl command here

Project Summary x Device x tb.sv x Nexys-A7-100T-Master.xdc x ? □ ↻

Overview | Dashboard

Project part: [Arty A7-100 \(xc7a100tcsg324-1\)](#)
 Top module name: [logic_ex](#)
 Target language: [Verilog](#)
 Simulator language: [Mixed](#)

Board Part

Display name: Arty A7-100
 Board part name: [digilentinc.com:arty-a7-100:part0:1.0](#)
 Board revision: E.0
 Connectors: No connections
 Repository path: [/home/fbruno/.Xilinx/Vivado/2020.1/xhub/board_store/xilinx_board_store](#)
 URL: [www.digilentinc.com/Arty-A7-100](#)
 Board overview: [Arty A7-100](#)

Synthesis

Status: ✔ Complete
 Messages: No errors or warnings
 Part: xc7a100tcsg324-1
 Strategy: [Vivado Synthesis Defaults](#)
 Report Strategy: [Vivado Synthesis Default Reports](#)
 Incremental synthesis: [None](#)

Implementation **Summary** | [Route Status](#)

Status: ✔ Complete
 Messages: ! 3 warnings
 Part: xc7a100tcsg324-1
 Strategy: [Vivado Implementation Defaults](#)
 Report Strategy: [Vivado Implementation Default Reports](#)
 Incremental implementation: [None](#)

DRC Violations

No DRC violations were found.
[Implemented DRC Report](#)

Timing **Setup** | [Hold](#) | [Pulse Width](#)

Worst Negative Slack (WNS): NA
 Total Negative Slack (TNS): NA
 Number of Failing Endpoints: NA
 Total Number of Endpoints: NA
[Implemented Timing Report](#)


Utilization [Post-Synthesis](#) | **Post-Implementation**


[Graph](#) | **Table**

Resource	Utilization	Available	Utilization %
LUT	2	63400	0.01
IO	6	210	2.86



Power **Summary** | [On-Chip](#)


Total On-Chip Power: **3.52 W**
Junction Temperature: **41.1 °C**
 Thermal Margin: 43.9 °C (9.5 W)
 Effective θJA: 4.6 °C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: [Low](#)
[Implemented Power Report](#)








Chapter 2: Combinational Logic









Settings

Q-

Project Settings

- General
- Simulation**
- Elaboration
- Synthesis
- Implementation
- Bitstream
- > IP

Tool Settings

- Project
- IP Defaults
- > XHub Store
- Source File
- Display
- WebTalk
- Help
- > Text Editor
- > 3rd Party Simulators
- > Colors
- Selection Rules
- Shortcuts
- > Strategies
- > Remote Hosts
- > Window Behavior

Simulation
Specify various settings associated to Simulation

Target simulator: Vivado Simulator

Simulator language: Mixed

Simulation set: sim_1

Simulation top module name: tb

Compiler

Specify Generics/Parameters.



SELECTOR = DOWN_FOR
UNIQUE_CASE = FALSE
TEST_CASE = ALL

OK Cancel

xsim.compile.tcl.pre
Specify pre-compile step TCL hook

OK Cancel Apply Restore...

The screenshot shows the "Settings" window in Vivado. The "Simulation" section is active, showing settings for the target simulator (Vivado Simulator), simulator language (Mixed), simulation set (sim_1), and simulation top module name (tb). A "Compiler" section is also visible, showing a list of generic parameters for the xsim.compile.tcl.pre script. A "Specify Generics/Parameters" dialog box is open, displaying the current settings: SELECTOR = DOWN_FOR, UNIQUE_CASE = FALSE, and TEST_CASE = ALL. The dialog box has "OK" and "Cancel" buttons. At the bottom of the settings window, there are buttons for "OK", "Cancel", "Apply", and "Restore...".



UtilizationPost-Synthesis | **Post-Implementation**Graph | **Table**

Resource	Utilization	Available	Utilization %
LUT	7	63400	0.01
IO	21	210	10.00

Settings

Q-

Project Settings

- General
- Simulation
- Elaboration
- Synthesis
- Implementation
- Bitstream
- > IP

Tool Settings

- Project
- IP Defaults
- > XHub Store
- Source File
- Display
- WebTalk
- Help
- > Text Editor
- 3rd Party Simulators
- > Colors
- Selection Rules
- Shortcuts
- > Strategies
- > Remote Hosts
- > Window Behavior

General

Specify values for various settings used throughout the design flow. These settings apply to the current project.

Name: project_2

Project device: Arty A7-100 (xc7a100tcsg324-1) ...

Target language: Verilog v

Default library: xil_defaultlib x

Top module name: add_sub x ...

Language Options


Verilog options: verilog_version=Verilog 2001 ...

Generics/Parameters: {} -generic {TEST_CASE LEADING_ONES} ...

Loop count: 1,000

?

OK Cancel Apply Restore...



Utilization Post-Synthesis | **Post-Implementation**

[Graph](#) | [Table](#)





Resource	Utilization	Available	Utilization %
LUT	61	63400	0.10
IO	32	210	15.24

Utilization Post-Synthesis | **Post-Implementation**

[Graph](#) | [Table](#)

Resource	Utilization	Available	Utilization %
LUT	134	63400	0.21
IO	37	210	17.62






Chapter 3: Counting Button Presses







Simulation (2 errors)

sim_1 (2 errors)

- ❗ [VRFC 10-3818] variable 'Q' is driven by invalid combination of procedural drivers [simple_init_ff.sv:6]
- ❗ [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.









Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 6.498 ns	Worst Hold Slack (WHS): 0.169 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 168	Total Number of Endpoints: 168	Total Number of Endpoints: 125

All user specified timing constraints are met.

clk



- ▼ SYNTHESIS
 - ▶ Run Synthesis ← Step 1
 - ▼ Open Synthesized Design
 - Constraints Wizard
 - Edit Timing Constraints
 - 🔧 Set Up Debug ← Step 2
 - 🕒 Report Timing Summary
 - Report Clock Networks
 - Report Clock Interaction
 - 📄 Report Methodology
 - Report DRC
 - Report Noise
 - Report Utilization
 - 🔧 Report Power
 - 🔧 Schematic

Tools Reports Window Layout View Help

- Floorplanning
- I/O Planning
- Timing
- Power Constraints Advisor...
- 🔧 Schematic F4
- Show Connectivity Ctrl+`
- Show Hierarchy F6
- Edit Device Properties...
- Create and Package New IP...
- Create Interface Definition...
- Enable Dynamic Function eXchange...
- Run Tcl Script...
- Property Editor Ctrl+J
- Associate ELF Files...
- Generate Memory Configuration File...
- Compile Simulation Libraries...
- 🔧 Set Up Debug...
- XHub Stores...
- Custom Commands
- Launch Vitis IDE
- 💡 Language Templates
- ⚙️ Settings...

Set Up Debug

Nets to Debug
The nets below will be de
Netlist or other windows.

Add Nets to Debug
Select the nets you want to add.

Name	Driver Cell
> u_7seg/anode_count (3)	FDRE
> anode_OBUF (8)	FDRE
> u_7seg/ct[5]/cathode (7)	LUT4
> u_7seg/ct[7]/cathode (7)	LUT4
> u_7seg/ct[2]/cathode (7)	LUT4
> u_7seg/ct[3]/cathode (7)	LUT4
> u_7seg/ct[4]/cathode (7)	LUT4
> u_7seg/ct[6]/cathode (7)	LUT4
> u_7seg/ct[1]/cathode (7)	LUT4
> u_7seg/ct[0]/cathode (7)	LUT4
> cathode_OBUF (7)	FDRE
> u_7seg/data0 (13)	CARRY4
> encoded req[0] (4)	FDRE

Find Nets to Add...

OK Cancel

< Back Next > Finish Cancel

Nets to debug: 3

Program Device


Select a bitstream programming file and download it to your hardware device. You can optionally select a debug probes file that corresponds to the debug cores contained in the bitstream programming file.

Bitstream file: ...

Debug probes file: ...

Enable end of startup check

Program Cancel



Settings - hw_ila_1 | Status - hw_ila_1

Trigger Mode Settings

Trigger mode: BASIC_ONLY

Capture Mode Settings

Capture mode: ALWAYS

Number of windows: 1 [1 - 1024]

Window data depth: 1024 [1 - 1024]

Trigger position in window: 10 [0 - 1023]

General Settings


Refresh rate: 500 ms



Trigger Setup - hw_ila_1 | Capture Setup - hw_ila_1

Press the + button to add probes.



Trigger Setup - hw_ila_1 | **Capture Setup - hw_ila_1**

Name	Operator	Radix	Value
g_CLOCK.button_sync[2:1]	==	[B]	X1






Chapter 4: Let's Build a Calculator



Push Buttons



DRC Violations

Summary: 9 warnings
[Implemented DRC Report](#)

Timing

Setup | Hold | Pulse Width

Worst Negative Slack (WNS): -4.648 ns
Total Negative Slack (TNS): -114.321 ns
Number of Failing Endpoints: 37
Total Number of Endpoints: 219
[Implemented Timing Report](#)

Utilization

Post-Synthesis | **Post-Implementation**

Graph | **Table**

Resource	Utilization	Available	Utilization %
LUT	535	63400	0.84
FF	191	126800	0.15
DSP	2	240	0.83
IO	38	210	18.10
BUFG	1	32	3.13

Power

Summary | On-Chip


Total On-Chip Power: **0.17 W**
Junction Temperature: **25.8 °C**
Thermal Margin: 59.2 °C (12.9 W)
Effective θ_{JA} : 4.6 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: Low
[Implemented Power Report](#)




Tcl Console | Messages | Log | Reports | Design Runs | Power | DRC | Methodology | **Timing** x

Intra-Clock Paths - sys_clk_pin - Setup

Name	Slack ^{^1}	Levels	High Fanout	From	To	Total Delay
Path 1	-4.648	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[7][3]/D	14.602
Path 2	-4.644	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[6][1]/D	14.649
Path 3	-4.635	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[6][3]/D	14.677
Path 4	-4.560	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[7][2]/D	14.515
Path 5	-4.554	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[6][2]/D	14.508
Path 6	-4.541	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[7][1]/D	14.492
Path 7	-4.538	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[7][0]/D	14.536
Path 8	-4.240	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[5][1]/D	14.192
Path 9	-4.229	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[5][2]/D	14.233
Path 10	-4.220	14	14	g_MEALY.u_sm...or_reg[31]/C	encoded_reg[5][3]/D	14.218

General Information
Timer Settings
Design Timing Summary
Clock Summary (1)
Check Timing (36)
Intra-Clock Paths
 sys_clk_pin
 Setup -4.648 ns (10)
 Hold 0.151 ns (10)
 Pulse Width 4.500 ns (30)
Inter-Clock Paths
Other Path Groups
User Ignored Paths





Re-customize IP

Clocking Wizard (6.0)

Documentation IP Location Switch to Defaults

IP Symbol Resource

Show disabled ports

Component Name sys_pll

Board Clocking Options **Output Clocks** Port Renaming MMCM Settings Summary

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)		Phase (degrees)		Duty Cycle (%)		Drives	Use Fine PS	Max Freq. of buffer
		Requested	Actual	Requested	Actual	Requested	Actual			
<input checked="" type="checkbox"/> clk_out1	clk_out1	50	50.00000	0.000	0.000	50.000	50.0	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out2	clk_out2	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037
<input type="checkbox"/> clk_out7	clk_out7	100.000	N/A	0.000	N/A	50.000	N/A	BUFG	<input type="checkbox"/>	464.037

USE CLOCK SEQUENCING

Clocking Feedback

Output Clock	Sequence Number
clk_out1	1
clk_out2	1
clk_out3	1
clk_out4	1
clk_out5	1
clk_out6	1
clk_out7	1

Source

Automatic Control On-Chip
 Automatic Control Off-Chip
 User-Controlled On-Chip
 User-Controlled Off-Chip

Signaling

Single-ended
 Differential

Enable Optional Inputs / Outputs for MMCM/PLL

reset power_down input_clk_stopped
 locked clkfbstopped

Reset Type

Active High Active Low

OK Cancel

DRC Violations

Summary: ! 9 warnings
[Implemented DRC Report](#)

Timing

Setup | Hold | Pulse Width

Worst Negative Slack (WNS): 2.541 ns
 Total Negative Slack (TNS): 0 ns
 Number of Failing Endpoints: 0
 Total Number of Endpoints: 219
[Implemented Timing Report](#)

Utilization

Post-Synthesis | **Post-Implementation**



Graph | **Table**


Resource	Utilization	Available	Utilization %
LUT	489	63400	0.77
FF	191	126800	0.15
DSP	2	240	0.83
IO	38	210	18.10
BUFG	2	32	6.25
MMCM	1	6	16.67

Power






Summary | On-Chip


Total On-Chip Power: 0.239 W
Junction Temperature: 26.1 °C
 Thermal Margin: 58.9 °C (12.8 W)
 Effective θ_{JA} : 4.6 °C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: Low
[Implemented Power Report](#)





Chapter 5: FPGA Resources and How to Use Them





Set Up Debug

ILA Core Options
Choose features for the ILA debug cores.

Sample of data depth: 16384

Input pipe stages: 0




Trigger and Storage Settings




Capture control



Advanced trigger


Trigger Setup - hw_ila_1 Capture Setup - hw_ila_1 x


Name	Operator	Radix	Value	Port
amplitude_valid	==	[B]	1	probel[0]












Chapter 6: Math, Parallelism, and Pipelined Design



$$T_{Fahrenheit} = \left(T_{Celsius} \times \frac{9}{5} \right) + 32$$


DRC Violations Summary: 4 warnings
[Implemented DRC Report](#)

Timing Setup | Hold | Pulse Width
 Worst Negative Slack (WNS): 0.153 ns
 Total Negative Slack (TNS): 0 ns
 Number of Failing Endpoints: 0
 Total Number of Endpoints: 639
[Implemented Timing Report](#)

Utilization Post-Synthesis | **Post-Implementation** Graph | Table


Resource	Utilization	Available	Utilization %
LUT	433	63400	0.68
LUTRAM	13	19000	0.07
FF	264	126800	0.21
DSP	1	240	0.42
IO	21	210	10.00
BUFG	1	32	3.13

Power Summary | On-Chip
 Total On-Chip Power: 0.102 W
 Junction Temperature: 25.5 °C
 Thermal Margin: 59.5 °C (12.9 W)
 Effective θJA: 4.6 °C/W
 Power supplied to off-chip devices: 0 W
 Confidence level: Medium
[Implemented Power Report](#)




Utilization

WNS



Temperature captured

Fahrenheit conversion ends



Floating-point (7.1)



Documentation IP Location Switch to Defaults

IP Symbol Implementation De > > >

Show disabled ports

+ S_AXIS_A
+ S_AXIS_B
+ S_AXIS_OPERATOR
M_AXIS_RESULT
ack

Component Name floating_point_0



Operation Selection Precision of Inputs Optimizations Interface Options


Please select from the following functions:

Operation Selection	Add/Subtract and Multiply-Add Operator options
<input type="radio"/> Absolute Value	<input checked="" type="radio"/> Both
<input type="radio"/> Accumulator	<input type="radio"/> Add
<input checked="" type="radio"/> Add/Subtract	<input type="radio"/> Subtract
<input type="radio"/> Compare	
<input type="radio"/> Divide	
<input type="radio"/> Exponential	
<input type="radio"/> Fixed-to-float	
<input type="radio"/> Float-to-fixed	
<input type="radio"/> Float-to-float	
<input type="radio"/> Fused Multiply-Add	
<input type="radio"/> Logarithm	
<input type="radio"/> Multiply	
<input type="radio"/> Reciprocal	
<input type="radio"/> Reciprocal Square Root	
<input type="radio"/> Square-root	

Add-subtract combination enabled. OPERATION input specifies which operation is performed.
RESULT = A+/-B


OK Cancel





Set location to build/IP

Rename



Format for our temperature sensor

Change to non-blocking

Change the interface

Re-customize IP

Floating-point (7.1)

Documentation IP Location Switch to Defaults

IP Symbol Implementation Details

Show disabled ports

Component Name fix_to_float

Operation Selection Precision of Inputs Precision of Result Optimizations Interface Options

Flow Control Options

Flow Control NonBlocking Optimize Goal Resources

RESULT channel has TREADY

Latency and Rate Configuration

Use Maximum Latency

Latency 6 (0 - 6)

Cycles/operation 1 (1 - 7)

Control Signals

ACLKEN ARESETn (active low)

ARESETn must be asserted for a minimum of two clock cycles

Optional Output Fields

UNDERFLOW OVERFLOW INVALID OP

DIVIDE BY ZERO ACCUM OVERFLOW ACCUM INPUT OVERFLOW

Channel	Has TLAST	Has TUSER	TUSER Width (Range: 1..256)
A	<input type="checkbox"/>	<input type="checkbox"/>	1
B	<input type="checkbox"/>	<input type="checkbox"/>	1
C	<input type="checkbox"/>	<input type="checkbox"/>	1
OPERATION	<input type="checkbox"/>	<input type="checkbox"/>	1



TLAST Behavior


TLAST Behavior Null

OK Cancel


+ S_AXIS_A M_AXIS_RESULT +

- ack





Select 8.4 as the output



DRC Violations

Summary: 1 warning
6 advisories
[Implemented DRC Report](#)

Timing Setup | Hold | Pulse Width

Worst Negative Slack (WNS): 5.744 ns
Total Negative Slack (TNS): 0 ns
Number of Falling Endpoints: 0
Total Number of Endpoints: 3186
[Implemented Timing Report](#)

Utilization Post-Synthesis | **Post-Implementation** Graph | Table


Resource	Utilization	Available	Utilization %
LUT	1250	63400	1.97
LUTRAM	46	19000	0.24
FF	2133	126800	1.68
BRAM	0.50	135	0.37
DSP	8	240	3.33
IO	21	210	10.00
BUFG	1	32	3.13

Power Summary | On-Chip



Total On-Chip Power: 0.131 W
Junction Temperature: 25.6 °C
Thermal Margin: 59.4 °C (12.9 W)
Effective θJA: 4.6 °C/W
Power supplied to off-chip devices: 0 W
Confidence level: Medium
[Implemented Power Report](#)


Utilization WNS

Data_in[255:0]




Chapter 7: Introduction to AXI






tools->Create and package IP








Next






Package Directory

Continue












Designer Assistance available. Run Connection Automation

Connection automation






Validate







Select Global

Generate



Let Vivado manage IP





Search: Q- axi (68 matches)		
<input type="checkbox"/> AHB-Lite to AXI Bridge	<input type="checkbox"/> AXI AHB-Lite Bridge	<input type="checkbox"/> AXI Protocol Checker
<input type="checkbox"/> AMM Master Bridge	<input type="checkbox"/> AXI APB Bridge	<input type="checkbox"/> AXI Protocol Converter
<input type="checkbox"/> AMM Slave Bridge	<input type="checkbox"/> AXI BRAM Controller	<input type="checkbox"/> AXI Protocol Firewall
<input type="checkbox"/> Arm Cortex-M1 Processor	<input type="checkbox"/> AXI CAN	<input type="checkbox"/> AXI Quad SPI
<input type="checkbox"/> Arm Cortex-M3 Processor	<input type="checkbox"/> AXI Central Direct Memory Access	<input type="checkbox"/> AXI Register Slice
<input type="checkbox"/> AXI-Stream FIFO	<input type="checkbox"/> AXI Chip2Chip Bridge	<input type="checkbox"/> AXI Sideband Utility
<input type="checkbox"/> AXI 1 G/2.5G Ethernet Subsystem	<input type="checkbox"/> AXI Clock Converter	<input type="checkbox"/> AXI SmartConnect
<input type="checkbox"/> AXI4-Stream Accelerator Adapter	<input type="checkbox"/> AXI Crossbar	<input type="checkbox"/> AXI TFT Controller
<input type="checkbox"/> AXI4-Stream Broadcaster	<input type="checkbox"/> AXI Data FIFO	<input type="checkbox"/> AXI Timebase Watchdog Timer
<input type="checkbox"/> AXI4-Stream Clock Converter	<input type="checkbox"/> AXI Data Mover	<input type="checkbox"/> AXI Timer
<input type="checkbox"/> AXI4-Stream Combiner	<input type="checkbox"/> AXI Data Width Converter	<input type="checkbox"/> AXI Traffic Generator
<input type="checkbox"/> AXI4-Stream Data FIFO	<input type="checkbox"/> AXI Direct Memory Access	<input type="checkbox"/> AXI UART16550
<input type="checkbox"/> AXI4-Stream Data Width Converter	<input type="checkbox"/> AXI EMC	<input type="checkbox"/> AXI Uartlite
<input type="checkbox"/> AXI4-Stream Interconnect	<input type="checkbox"/> AXI EPC	<input type="checkbox"/> AXI USB2 Device
<input type="checkbox"/> AXI4-Stream Protocol Checker	<input type="checkbox"/> AXI EthernetLite	<input type="checkbox"/> AXI Verification IP
<input type="checkbox"/> AXI4-Stream Register Slice	<input type="checkbox"/> AXI GPIO	<input type="checkbox"/> AXI Video Direct Memory Access
<input type="checkbox"/> AXI4-Stream Subset Converter	<input type="checkbox"/> AXI HB ICAP	<input type="checkbox"/> AXI Virtual FIFO Controller
<input type="checkbox"/> AXI4-Stream Switch	<input type="checkbox"/> AXI HWICAP	<input type="checkbox"/> DFX AXI Shutdown Manager
<input type="checkbox"/> AXI4-Stream to Video Out	<input type="checkbox"/> AXI IIC	<input type="checkbox"/> JTAG to AXI Master
<input type="checkbox"/> AXI4-Stream Verification IP	<input type="checkbox"/> AXI Interconnect	<input type="checkbox"/> PR AXI Shutdown Manager
	<input type="checkbox"/> AXI Interrupt Controller	<input type="checkbox"/> Video AXI4S Remapper
	<input type="checkbox"/> AXI Memory Init	<input type="checkbox"/> Video In to AXI4-Stream
	<input type="checkbox"/> AXI Memory Mapped to Stream Mapper	
	<input type="checkbox"/> AXI MMU	
	<input type="checkbox"/> AXI Multi Channel Direct Memory Access	
	<input type="checkbox"/> AXI Performance Monitor	

Create and Package New IP

Create Peripheral, Package IP or Package a Block Design

Please select one of the following tasks.

Packaging Options

- Package your current project
Use the project as the source for creating a new IP Definition.
- Package a block design from the current project
Choose a block design as the source for creating a new IP Definition.
Select a block design:
- Package a specified directory
Choose a directory as the source for creating a new IP Definition.

Create AXI4 Peripheral

- Create a new AXI4 peripheral
Create an AXI4 IP, driver, software test application, IP Integrator AXI4 VIP simulation and debug demonstration design.

?
< Back
Next >
Finish
Cancel

→ Create new peripheral

Create and Package New IP

Peripheral Details

Specify name, version and description for the new peripheral

Name:

Version:

Display name:

Description:

IP location:

Overwrite existing

? Name the IP Description Specify location Next

Create and Package New IP

Add Interfaces

Add AXI4 interfaces supported by your peripheral

Enable Interrupt Support

S00_AXI

S_AXI_INTR

pdm_capture_v1.0

Interfaces

- S00_AXI

Name:



Interface Type:


Interface Mode:

Data Width (Bits):


Memory Size (Bytes):

Number of Registers: [4..512]







Chapter 8: Lots of Data? MIG and DDR2




Select IP Catalog

Name	Status	License	VLMV
Memory Interface Generator (MIG 7 Serie AXI4)	Production	Included	xilinx.com:ip:mig_7series:4.2


MIG





Optionally select pin compatibility

Next



Memory Interface Generator

VIVADO HLx Editions

Options for Controller 0 - DDR2 SDRAM

Clock Period: Choose the clock period for the desired frequency. The allowed period range (3000 - 5000) is a function of the selected FPGA part and FPGA speed grade. Refer to the User Guide for more information. ps MHz

To achieve optimum resource utilization, maintain default clock period given by the tool or a value greater than default clock period. Please contact Xilinx Technical Support for further information

PHY to Controller Clock Ratio: Select the PHY to Memory Controller clock ratio. The PHY operates at the Memory Clock Period chosen above. The controller operates at either 1/4 or 1/2 of the PHY rate. The selected Memory Clock Period will limit the choices.

Memory Type: Select the memory type. Type(s) marked with a warning symbol are not compatible with the frequency selection above.

Memory Part: Select the memory part. Part(s) marked with a warning symbol are not compatible with the frequency selection above. Find an equivalent part or create a part using the "Create Custom Part" button if the part needed is not listed here. The "Create Custom Part" feature is not supported for RDRAM II.

Data Width: Select the Data Width. Parts marked with a warning symbol are not compatible with the frequency and memory part selected above.

ECC: MIG supports ECC for 72 bit data width configuration. To be able to select ECC, select a data width that has ECC supported.

Data Mask: Enable or disable the generation of Data Mask (DM) pins using this check box. This option can be selectable only if the memory part selected has DM pins. Uncheck this box to not use data masks and save FPGA I/Os that are used for DM signals. ECC designs (DDR3 SDRAM, DDR2 SDRAM) will not use Data Mask.

Number of Bank Machines: This parameter defines the number of bank machines. A given bank machine manages a single DRAM bank at any given time. Note: Setting a lower value will result in lower resource utilization, but may effect controller efficiency for certain traffic patterns.

ORDERING: Normal mode allows the memory controller to reorder commands to the memory to obtain the highest possible efficiency. Strict mode forces the controller to execute commands in the exact order received.

Memory Details: 1Gb, x16, row:13, col:10, bank:3, data bits per strobe:8, with data mask, single rank

User Guide

For performance, we'll set reordering to Normal

Select clock period per Digilent Documentation

Select Proper part for the board

Data Width

Optionally change bank machines to trade off area for performance

Next

Memory Interface Generator

VIVADO HLx Editions

Axi Parameter Options C0 - DDR2 SDRAM

Data Width
AXI DATA WIDTH: Data width of AXI read & write channels. The data width is less than or equal to user interface data width with the possible values 32, 64, 128, 256 & 512.

Arbitration Scheme
Select the arbitration scheme between the read and write address channels

Narrow Burst Support
Enables logic to support narrow bursts on the AXI4 slave interface. can be set to zero if no masters in the system issue narrow bursts and all the data widths are equal. (1-Enable, 0-Disable)

Address Width
AXI4 address width of read and write address channels.

ID Width
AXI4 ID width for read and write channels. AXI4 ID is used as the identification tag for write or read address group of signals

User Guide

Aribtration

Memory Interface Generator

VIVADO HLx Editions

Pin Compatible FPGAs
Memory Selection
Controller Options
AXI Parameter
Memory Options
FPGA Options
Extended FPGA Options
IO Planning Options
Bank Selection
System Signals Selection
Summary
Simulation Options
PCB Information
Design Notes

Memory Options C0 - DDR2 SDRAM

Input Clock Period: Select the period for the PLL input clock (CLKIN). MIG determines the allowable input clock periods based on the Memory Clock Period entered above and the clocking guidelines listed in the User Guide. The generated design will use the selected input Clock and Memory Clock Periods to generate the required PLL parameters. If the required input clock period is not available, the Memory Clock Period must be modified.

3077 ps (324.992 MHz)

Choose the Memory Options for the memory device. Memory Option selections are restricted to those supported by the controller. Consult the memory vendor data sheet for more information.

Burst Type
The ordering of accesses with in a burst is determined based on the burst length, the burst type and the starting column address.

Sequential

Sequential

Output Drive Strength
Selecting reduced strength will reduce all outputs to approximately 60 percent of the drive strength.

Fullstrength

RTT (nominal) - ODT
This feature allows to apply internal termination resistance of the memory module for signals DQ, DQS/DQS#, LDQS/LDQS#, UDQS/UDQS# and LDM/UDM. This improves the signal integrity of the memory channel.

50ohms

Controller Chip Select Pin
The Chip Select (CS#) pin can be tied low externally to save one pin in the address/command group when this selection is set to 'Disable'. Disable is only valid for single rank configurations.

Enable

Memory Address Mapping Selection

User Address

Memory Addressing

ROW BANK COLUMN

BANK ROW COLUMN

User Guide

< Back Next > Cancel

Set according to Digilent Documentation

Memory Interface Generator

VIVADO HLx Editions

Pin Compatible FPGAs
Memory Selection
Controller Options
AXI Parameter
Memory Options
FPGA Options
Extended FPGA Options
IO Planning Options
Bank Selection
System Signals Selection
Summary
Simulation Options
PCB Information
Design Notes

System Clock
Choose the desired input clock configuration. Design clock can be Differential or Single-Ended.

System Clock

No Buffer

Reference Clock
Choose the desired reference clock configuration. Reference clock can be Differential or Single-Ended.

Reference Clock

No Buffer

System Reset Polarity
Choose the desired System Reset Polarity.

System Reset Polarity

ACTIVE HIGH

Debug Signals Control
This feature allows various debug signals present in the IP to be monitored on the ChipScope tool. The debug signals include status signals of various PHY calibration stages. Enabling this feature will connect all the debug signals to the ChipScope ILA and VIO cores in the example design top module. A part of each bus in the debug interface has been grounded so that users can replace the grounded signals with the required signals.

Debug Signals for Memory Controller

Debug

ON

Sample Data Depth
This selects the value of Sample Data depth for Chipscope ILA used in Debug logic.

Sample Data Depth

2048

Internal Vref
Internal Vref can be used to allow the use of the Vref pins as normal IO pins. This option can only be used at 800 Mbps and lower data rates. This can free 2 pins per bank where inputs are used. This setting has no effect on banks with only outputs.

Internal Vref

IO Power Reduction
Significantly reduces average IO power by automatically disabling DQ/DQS IBUFs and internal terminations during WRITES and periods of inactivity

IO Power Reduction

ON



XADC Instantiation
The memory interface uses the temperature reading from the XADC block to perform temperature compensation and keep the read DQS centered in the data window. There is one XADC block per device. If the XADC is not currently used anywhere in the design, enable this option to have the block instantiated. If the XADC is already used, disable this MIG option. The user is then required to provide the temperature value to the top level 12-bit device_temp_i input port. Refer to Answer Record 51687 or the UG586 for detailed information.



XADC Instantiation


Enabled

User Guide



< Back Next > Cancel








Accept for memory model




Generate Memory Controller



Right click and select "Open IP Example Design"




Select directory



Example top level

Our DDR2 Controller

Xilinx Traffic Generator



Device Initialization and Calibration

Traffic Generator Test

```

548 //*****
549 // Reporting the test case status
550 // Status reporting logic exists both in simulation test bench (sim_tb_top)
551 // and sim.do file for ModelSim. Any update in simulation run time or time out
552 // in this file need to be updated in sim.do file as well.
553 //*****
554 initial
555     begin : Logging
556         fork
557             begin : calibration_done
558                 wait (init_calib_complete);
559                 $display("Calibration Done");
560                 #50000000.0;
561                 if (!tg_compare_error) begin
562                     $display("TEST PASSED");
563                 end
564                 else begin
565                     $display("TEST FAILED: DATA ERROR");
566                 end
567                 disable calib_not_done;
568                 $finish;
569             end

```

Re-customize IP

Clocking Wizard (6.0)

Documentation IP Location Switch to Defaults

IP Symbol Resource

Show disabled ports



Component Name: sys_pll

Board Clocking Options Output Clocks Port Renaming MMCM Settings Summary

The phase is calculated relative to the active input clock.

Output Clock	Port Name	Output Freq (MHz)	Requested	Actual	Phase (degrees)	Requested	Actual	Duty C	Reque
<input checked="" type="checkbox"/> clk_out1	clk_out1	200	200.00000	200.00000	0.000	0.000	0.000	50.000	
<input checked="" type="checkbox"/> clk_out2	clk_out2	325.000	325.00000	325.00000	0.000	0.000	0.000	50.000	
<input type="checkbox"/> clk_out3	clk_out3	100.000	N/A	N/A	0.000	N/A	N/A	50.000	
<input type="checkbox"/> clk_out4	clk_out4	100.000	N/A	N/A	0.000	N/A	N/A	50.000	
<input type="checkbox"/> clk_out5	clk_out5	100.000	N/A	N/A	0.000	N/A	N/A	50.000	
<input type="checkbox"/> clk_out6	clk_out6	100.000	N/A	N/A	0.000	N/A	N/A	50.000	

OK Cancel



Name	Value	Activity	Direction	VIO
vio_modify_enable	[B] 0		Output	hw_vio_1
vio_tg_rst	[B] 0		Output	hw_vio_1
vio_tg_simple_data_sel[1:0]	[H] 0		Output	hw_vio_1
wdt_en_w	[B] 0		Output	hw_vio_1
win_active	[B] 0		Input	hw_vio_1
win_byte_select[6:0]	[H] 00		Input	hw_vio_1
win_current_bit[6:0]	[H] 00		Input	hw_vio_1
win_current_byte[3:0]	[H] 0		Input	hw_vio_1
win_start_1	[B] 0		Input	hw_vio_1
vio_addr_mode_value[2:0]	[H] 2		Output	hw_vio_1
vio_dbg_pi_f_inc	[B] 0		Output	hw_vio_1
vio_dbg_po_f_dec	[B] 0		Output	hw_vio_1
vio_dbg_po_f_stg23_sel	[B] 0		Output	hw_vio_1
vio_fixed_instr_value[2:0]	[H] 0		Output	hw_vio_1
po_win_right_ram_out[8:0]	[H] 000		Input	hw_vio_1
dbg_mem_pattern_init_done	[B] 0		Input	hw_vio_1
dbg_pi_counter_read_val[5:0]	[H] 24		Input	hw_vio_1
dbg_po_counter_read_val[8:0]	[H] 097		Input	hw_vio_1
dbg_tg_compare_error	[B] 0		Input	hw_vio_1
dbg_tg_wr_data_counts[47:0]	[H] 0000_0000_00		Input	hw_vio_1
dbg_win_chk[164:0]	[H] 00_0000_0000		Input	hw_vio_1
vio_pause_traffic	[B] 0		Output	hw_vio_1
vio_sel_mux_rdd[3:0]	[H] 0		Output	hw_vio_1
vio_win_byte_select_dec	[B] 0		Output	hw_vio_1
vio_win_byte_select_inc	[B] 0		Output	hw_vio_1
win_sel_pi_pon	[B] 0		Output	hw_vio_1
win_start	[B] 0		Output	hw_vio_1
pi_win_left_ram_out[5:0]	[H] 00		Input	hw_vio_1
dbg_clear_error	[B] 0		Output	hw_vio_1
dbg_bit[8:0]	[H] 000		Output	hw_vio_1
dbg_dqs[4:0]	[H] 00		Output	hw_vio_1
vio_dbg_po_f_inc	[B] 0		Output	hw_vio_1
vio_fixed_bl_value[9:0]	[H] 000		Output	hw_vio_1
vio_bl_mode_value[1:0]	[H] 2		Output	hw_vio_1
vio_data_mask_gen	[B] 0		Output	hw_vio_1
vio_dbg_sel_po_incdec	[B] 0		Output	hw_vio_1
vio_instr_mode_value[3:0]	[H] 0		Output	hw_vio_1
vio_data_mode_value[3:0]	[H] 7		Output	hw_vio_1
vio_dbg_sel_pi_incdec	[B] 0		Output	hw_vio_1
vio_dbg_pi_f_dec	[B] 0		Output	hw_vio_1
pi_win_right_ram_out[5:0]	[H] 00		Input	hw_vio_1
po_win_left_ram_out[8:0]	[H] 000		Input	hw_vio_1
dbg_tg_rd_data_counts[47:0]	[H] 0000_0000_00		Input	hw_vio_1



1


2



3



4

Chapter 9: A Better Way to Display – VGA











640x480 @ 60Hz





640x480 @ 72Hz




800x600 @ 75Hz

1024x768 @ 70Hz

Chapter 10: Bringing It All Together








PS/2 Scancodes

B2 0FB2 AF AF AF AF AF AF AF AF

'F' make code



'F' break code

8 4 2 1 8 4 2 1




0x38
0x44
0x44
0x44
0x38
0x00
0x00
0x00





0x0C



640x480 @ 60Hz
B20FB2AF AF AF AF AF AF
0074.3750 F



Chapter 11: Advanced Topics



Define the tcl.pre

Design Timing Summary

General Information
 Timer Settings
Design Timing Summary
 Clock Summary (49)
 Check Timing (9573)
 Intra-Clock Paths
 Inter-Clock Paths
 Other Path Groups
 User Ignored Paths

Setup

Worst Negative Slack (WNS):	-4.369 ns	Hold	Worst Hold Slack (WHS):	0.021 ns
Total Negative Slack (TNS):	-8.275 ns	Total Hold Slack (THS):	0.000 ns	
Number of Failing Endpoints:	15	Number of Failing Endpoints:	0	
Total Number of Endpoints:	22214	Total Number of Endpoints:	22036	

Timing constraints are not met.


Timing Summary - impl 1 (saved)

Inter-clock paths

Violation Requirement

Clocks

Name	Slack	Levels	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock
Path 1347	-4.369	0	2	u_vga_core/v...toggle_reg/C	vga_sync_togg...ync_reg[0]D	0.790	0.456	0.334	0.0	vga_clk	clk_out1_sys_clk



Timing **Setup** | Hold | Pulse Width

Worst Negative Slack (WNS): **-2.454 ns**

Total Negative Slack (TNS): **-257.8 ns**

Number of Failing Endpoints: 125

Total Number of Endpoints: 535

[Implemented Timing Report](#)

Settings

Q-

Project Settings

- General
- Simulation
- Elaboration
- Synthesis
- Implementation
- Bitstream
- > IP

Tool Settings

- Project
- IP Defaults
- > XHub Store
- Source File
- Display
- WebTalk
- Help
- > Text Editor
- 3rd Party Simulators
- > Colors
- Selection Rules
- Shortcuts
- > Strategies
- Remote Hosts
- > Window Behavior

Synthesis
Specify various settings associated to Synthesis

Constraints

Default_constraint set:

Report Settings

Strategy:


Settings

-flatten_hierarchy	rebuilt	▼
-gated_clock_conversion	off	▼
-bufg	12	▼
-directive	Default	▼
-retiming	<input checked="" type="checkbox"/>	▼
-fsm_extraction	auto	▼
-keep_equivalent_registers	<input type="checkbox"/>	▼
-resource_sharing	auto	▼
-control_set_opt_threshold	auto	▼
-no_lc	<input type="checkbox"/>	▼
-no_srlextract	<input type="checkbox"/>	▼
-shreg_min_size	3	▼
-max_bram	-1	▼
-max_uram	-1	▼
-max_dsp	-1	▼
-max_bram_cascade_height	-1	▼
-max_uram_cascade_height	-1	▼

-retiming
Seeks to improve circuit performance for intra-clock sequential paths by automatically moving registers (register balancing) across combinatorial gates or LUTs. It maintains the original behavior and latency of the circuit

OK Cancel Apply Restore...

Enable Retiming



Timing

Setup | Hold | Pulse Width

Worst Negative Slack (WNS): **-2.376 ns**
 Total Negative Slack (TNS): **-250.84 ns**
 Number of Failing Endpoints: 125
 Total Number of Endpoints: 535
[Implemented Timing Report](#)

Timing**Setup** | Hold | Pulse Width

Worst Negative Slack (WNS): -1.139 ns
Total Negative Slack (TNS): -101.029 ns
Number of Failing Endpoints: 97
Total Number of Endpoints: 631

[Implemented Timing Report](#)**Timing****Setup** | Hold | Pulse Width

Worst Negative Slack (WNS): 0.444 ns
Total Negative Slack (TNS): 0 ns
Number of Failing Endpoints: 0
Total Number of Endpoints: 617

[Implemented Timing Report](#)